Abstract-The advancement in process technology has made it possible to integrate multiple processing modules on a single chip. As a result of this, there is a sharp increase of communication traffic on the communication bus architecture. In this case, the traditional single bus based architecture may fail to meet the real-time constraints. The major concern of the scaled technology is an effect of coupling capacitance due to the trend of shrinking pitches, i.e., the distance between two wires. Its consequence is higher crosstalk noise, which degrades the signal integrity and modifies the power consumption of the wires. This motivates the synthesis of a custom on-chip bus architecture, which is efficient in terms of power and performance. Further, the memory of a complex multiprocessor system has a significant contribution to power and delay.
I. INTRODUCTION
Due to the advancement in process technology and the increasing demand of performance requirements for the next generation multimedia, broadband, and network applications, it is expected that by year 2009 more than 4 billion transistors will be integrated on a single chip according to the ITRS'05 roadmap [1] . As a result of these, more and more functionalities are being integrated onto a single chip which, in turn, results in a sharp increase of overall on-chip communication traffic among the integrated modules. In such complex systems, onchip communication is expected to become a major performance bottleneck. Traditional approaches are mainly based on the synthesis of a single shared bus based architecture, which may not meet the real time constraints.
The early works on communication bus synthesis are mainly based on the simulation of an entire Hw/Sw system, which takes huge amount of time while exploring a large design space. The first approach for synthesizing a single global bus was proposed in [5] , which finds the minimum bus width in order to minimize the chip size. In [14] an automatic bus generation for an MPSoC architecture was proposed. The approach considers for three different types of buses, which can be generalized to a shared bus, point-topoint, and FIFO based architecture. A bus architecture for a given bus width is generated considering real-time constraints. In [13] a method of communication synthesis based on the library elements and constraints graph was presented, where the library elements are a collection of communication links and communication nodes. The approach focuses mainly on synthesizing a communication bus topology for a point-to-point communication architecture. In [17] a bus model for communication in embedded systems with arbitrary topologies was proposed, where a point-to-point communication is a special case for the real-time application. Their algorithm selects the number of buses, the type of each bus, the message transferred on each bus, and schedules the communication bus. In [6] a synthesis flow which supports shared buses and point-to-point connection templates was presented. In [9] , [10] an energy conscious on-chip bus synthesis technique was presented. All the above techniques are for synthesizing on-chip bus architectures, however, non of them synthesizes memories. Recently, in [12] , an approach for cosynthesis of bus and memory was presented for MPSoC architectures. The technique synthesizes on-chip bus and memory, however, the synthesized bus architecture is not custom in terms of bus widths. It is rather based on the standard bus templetes provided by vendors.
In this paper, the bus synthesis algorithm is based on the approach proposed in [11] , [9] , which synthesizes a custom bus architecture. The synthesis problem is formulated as an optimization problem and finds the optimal bus widths and the number of buses. The memory synthesis is based on the graph partitioning algorithm, which clusters a set of tasks that have data dependencies. While partitioning a graph, the algorithm finds the minimum number of cuts among the clusters in order to minimize the communication via a bridge. This, in turn, results in the clusters of tasks, which seldom access the memory of another bus. The term cut is the number of edges connecting the clusters. It determines how many times an on-chip module accesses a memory using a bridge. Finally, the algorithm sums the data size of each cluster to find the memory size and maps each cluster onto a memory.
The reminder of this paper is organized as follows. Section II introduces a motivational example for co-synthesis of bus and memory. Section III gives a mathematical formulation and optimization techniques for on-chip bus synthesis problem. The memory synthesis algorithm based on graph partitioning is described in Section IV. In Section V, we present experimental results to validate our method of on-chip bus and memory synthesis and finally, in Section VI, we give the conclusion of this work.
II. MOTIVATIONAL EXAMPLE
In this section we give a motivation for co-synthesis of onchip buses and memories and show that the synthesized buses and memories are optimal in terms of 1.) bus widths and the number of buses and 2.) memory sizes and the number of memories, respectively. We consider a partitioned and mapped Hw/Sw system. Based on the partitioned and mapped system, a communication task graph GC (C, Π) with nine communication tasks and their data dependencies is extracted as shown in Fig. 1(a) . In the figure, tasks {c4, c5, c7}, {c8, c9}, {c1, c2, c3}, and {c6} are initiated by on-chip modules M1, M2, M3, and M4, respectively. After scheduling of tasks c ∈ C as shown in Fig. 1(b) , 16 and 24-bit buses are synthesized. The tasks c1, c2, c3, and c6 are mapped to a 24-bit wide bus, while the tasks c4, c5, c7, c8, and c9 are mapped to a 16-bit wide bus. For the synthesis of memory sizes and the number of memories, we first extract an undirected data dependency tasks graph GD(C, Π) from the directed communication task graph GC (C, Π). In graph GD(C, Π), each vertex is a communication task c, while an edge between two vertices gives a data dependency between two communication tasks. From the data dependency tasks graph GD(C, Π), we find the maximum cliques with edges connecting each clique as shown in Fig. 2(a) . The main aim is to cluster the data associated with tasks c ∈ C, which have data dependencies and map each cluster to a memory. From the given cliques of tasks c ∈ C as shown in Fig. 2 (a), we further cluster the cliques in order to find the minimum number of memories unless there is a memory access conflict (when two tasks access a memory at a same time). Fig. 2 (b) and (c) show the synthesized memories and data associated with communication tasks. In the first figure, data of tasks c ∈ C, which are initiated by modules M1 and M2 are mapped to MEM1. While data of tasks initiated by modules M3 and M4 are mapped to MEM2. In the figure, there are three cuts, which mean that either on-chip modules M1 and M2 or M3 and M4 access memory MEM2 or MEM1 for three times using a bridge. Similarly, Fig. 2(c) depicts the synthesized memory sizes, number of memories, and the number of cuts. In the figure, the number of cuts is less than the synthesized memory of Fig. 2(b) . This, in turn, results in less power and delay overhead due to communication via a bridge. Thus, the synthesis results of Fig. 2(c) give the optimal memory sizes and the number of memories with the minimum number of bridge accesses. The memory size is evaluated by summing all tasks c ∈ C in a cluster. The synthesized on-chip buses and memories with their interconnection are shown in Fig. 2(d) .
III. BUS SYNTHESIS
The on-chip bus synthesis problem is formulated as an optimization problem, which performs scheduling, allocation, and binding of tasks c ∈ C and finds the optimal bus widths and the number of buses. During the scheduling, the slack of each task c ∈ C is exploited to share the bus(es). The formulation of the optimization problem is given as follows [11] , [9] , minimize: X subject to,
The main objective is to minimize the communication bus cost (bus widths and the number of buses) as shown in Eq. (1), where ri ∈ R is a library of on-chip communication buses with different bus widths. The Costr of each bus ri is expressed in terms of bus width. In Eq. (2), start time sτ and execution time wτ of each task τ should be less than or equal to its deadline dlτ . Further, a task τ can start its execution only after its predecessor (communication task c) completes transferring data as shown in Eq. (3). A binary decision variable Xc,t,r ∈ {0, 1}, indicates scheduling of a communication task c at time t ∈ {0, · · · , λ}, with bus width r. Eq. (4) gives a dependency between successor (communication task c) and predecessor (data processing task τ ). Since the delay CLT Ic,r (communication lifetime interval) of a task c is a function of data size and bus width r (see Eq. (7)), Eq. (5) gives a delay constraint such that the overall delay of each task c must be less than or equal to deadline dlc. The gate delay is calculated according to Eq. (8) [16] , where Vdd, Vbs, and Vth are supply, body bias, and threshold voltages, respectively. Terms κ1, κ2, (9) gives the constraint for bus widths. In the above formulation, the objective function is linear in optimization variable ri and the delay constraint Eq. (7) is non-linear in the optimization variable ri, thus, the above bus synthesis problem belongs to the convex quadratic optimization problem, which finds a global optimal solution in a polynomial time complexity [8] .
IV. MEMORY SYNTHESIS
The memory synthesis algorithm presented in Algorithm 1, takes an undirected data dependency task graph GD(C, Π) as input, which is extracted from a communication task graph GC (C, Π). The algorithm finds the optimal memory sizes and the number of memories with the minimum number of cuts. The term cut is the number of edges that connect the clusters. It determines how many times an on-chip module accesses a memory using a bridge. Thus, the aim is to map the data of communication tasks to an individual memory in order to minimize the number of communications between a module and a memory via a bridge. This, in turn, reduces power and delay overhead due to the communication. The clustering of tasks is based on the graph partitioning problem called clique partitioning [15] , which finds a set of cliques from the given data dependency task graph GC (C, Π).
At line 1 and 2, the algorithm reads the data dependency task graph and the synthesized number of buses. From line 4 to 13, a super graph G (S, E ) is derived from the graph GD(C, Π). Each node si ∈ S is a super node [15] that can contain a set of one or more vertices ci ∈ C. Edge E is identical to E except that the edges in E link to super nodes in S. At line 4 and 5, the algorithm initializes sets S and E to empty sets. From 6 to 9, each vertex ci ∈ C of GD(C, Π) is moved to a separate super node si ∈ S of G . In the graph G (S, E ) each vertex ci ∈ C represents a communication task. An edge ei,j ∈ E between two vertices ci and cj represents a data dependency. From line 15 to 38 the algorithm finds the cliques of the data dependency graph. The algorithm stays in the while loop defined at line 15 until the set E is not empty. In this loop the algorithm finds the super node of the graph, where each super node consists of all the nodes in connected nodes sNum1 and sNum2 with the maximum number of common nodes. By definition a super node si ∈ S is a common node of the two super nodes sj, sk ∈ S if there exist edges ei,j, ei,k ∈ E . At line 21, the function COMMONNODE(G , si, sj) returns the set of super nodes that are common nodes of si and sj in G . At line 22, if the returned number of common nodes is greater than the variable MostCommons then the content of the variable is updated at line 24. When the MostCommons nodes are found, from line 30 to 32, two super nodes are merged into a single super node, sNum1Num2, which consists of all the vertices in sNum1 and sNum2. From line 36 to 38, the algorithm adds edges among the super nodes. The variable CommonSet consists of all the common nodes of sNum1 and sNum2. At line 39 of the algorithm, a new while loop starts to synthesize memory sizes and the number of memories from the available cliques of a data dependency task graph GD(C, Π). The loop is repeated until the number of cuts is minimum and there is no more memory access conflict. The function ClusterClique at line 41 clusters the cliques in order to minimize the number of memories. Each time the algorithm finds the maximum number of edges connecting two cliques and clusters them to make a new super node. The loop is repeated until there is no minimum number of cuts and there is no memory access conflict. After the completion of the while loop defined at line 39, the algorithm gives a set of super nodes, which are mapped to an
CommonSet ← COMMONNODE(G , Snum1, Snum2); 29 /*Merge S Num1 and S Num2 into S Num1Num2 */ 30
/*Add edge from S Num1Num2 to super nodes*/ 34 
V. EXPERIMENTAL VALIDATION
We validate the effectiveness of the proposed technique using real-life multimedia applications, i.e., an audio decoder [2] and a speech recognition system [3] . The audio decoder includes four main decoding steps, which are inverse quantization, channel decoupling, reconstruct curve, and IMDCT. After manually partitioning and mapping of the decoder [11] , the IMDCT was mapped to a single hardware and the rest of the functionalities were mapped to a processor. Furthermore, the raw audio data was mapped to a compact flash (CF) memory with a CF-interface and the extracted audio data was mapped to an audio buffer for streaming. Similarly, the second speech recognition system consists of three main components: front end, decoder, and linguist. The front end includes series of data processing tasks such as pre-emphasis, hamming window, FFT (fast Fourier transformation), mel frequency filter, IFFT, cepstral mean normalization, and feature extraction to generate the features from the speech. The training takes as input a large number of speech along with their transcriptions into phonemes to provide the speech models for the phonemes. The recognition is based on the HMM (hidden Markov model) to decode the speech. We used the American English lexicon consisting of 32 phonemes and a database of 17 different words (spelling out the names of the months, numbers, and digits) [7] , [11] . The length and the number of phonemes in a speech varies from application to application. After partitioning of the speech recognition system, the front end was mapped to a dedicated hardware including FFT and filters. The task training and recognition were mapped to a PowerPC processor. Based on the partitioned and mapped system, communication tasks and their data size were extracted by profiling the Hw/Sw system [7] .
The on-chip communication buses are given as a library of buses with different bus widths, which ranges from 16 to 128-bit wide. The bus synthesis algorithm was implemented in C as a pre-processing model to interface with a convex solver of MOSEK [4] . Further, the memory synthesis algorithm was implemented in C as a graph partitioning problem, which partitions a set of communication tasks (associated with data) into a set of sub graphs with the minimum number of cuts among the sub graphs. For a given partition with the minimum number of cuts, each sub graph is mapped to a memory block. Fig. 3 shows the synthesized number of buses, memory blocks, and the interconnection of on-chip modules with buses. There are two bridges in order to communicate modules of one bus to the modules of another bus. The synthesized bus widths are 24, 32, and 48-bit wide. Table I shows the size of each memory block and the number of cuts between memories. In the column entitled No. of cuts of the table, MEM1 and MEM2 have 6 cuts, MEM2 and MEM3 have 10 cuts, while MEM1 and MEM3 have no cut. i.e., the smaller the number of cuts the better the performance in terms of delay and power overhead due to the communication through a bridge. Thus, the data associated with communication tasks mapped to MEM1 has no data dependency with the data associated with the communication tasks, which are mapped to MEM3. However, the tasks that are mapped to MEM1 and MEM2, and MEM2 and MEM3 have data dependencies. 
VI. CONCLUSION
Traditional on-chip bus synthesis approaches are mainly based on the simulation of an entire Hw/Sw system. After simulation, the communication requirement is mapped to a bus architecture provided by a vendor. However, the resulting synthesized bus architecture may not be efficient due to the under utilization of bus resources. In this paper, we proposed a custom on-chip bus architecture and memory co-synthesis techniques for a given application. The bus synthesis is formulated as a scheduling, allocation, and binding problems, and finds the optimal bus widths and the number of buses. The memory synthesis is formulated as a graph partitioning problem, which takes a data dependency task graph and synthesizes memory sizes and the number of memories. The experiments conducted on the real-life multimedia applications validate the effectiveness of the proposed technique.
